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In this work, I have proposed a new phase-change memory (PCM) device with a separate-heater, 
in order to fulfill the demand of multilevel storage in the non-volatile memories. In typical PCM 
devices, it still has got some potential problems regarding their crystallization process to obtain 
intermediate resistance levels for multilevel storage. Rapid change of the resistance value occurs 
when a SET pulse is induced at the memory layer, Ge2Sb2Te5 (GST). This makes the crystallization 
process difficult to control an intermediate resistance levels for multilevel storage is not likely to be 
obtained. 
In order to overcome this problem, new device structure of PCM has been proposed. The ability 
of the separate-heater structure to control the crystallization process in order to obtain multilevel 
storage was investigated. As the resistance of the heater is constant, the power can be controlled by 
only amplitude of the SET pulse. Therefore, the annealing temperature for crystallization process 
can be controlled. This can lead to many intermediate resistance levels, allowing multilevel storage. 
This thesis fits the demand of obtaining multilevel storage for PCM device. The manuscript is 
organized as follows.  
In chapter 1, I described a brief introduction on phase-change memory and the issues of flash 
memory. In addition, as research background for multilevel PCM device, the problem and the 
objectives of this work were explained.  
Chapter 2 was focused on the principle of PCM device, the phase-change material of GST and 
the cell architecture of PCM device to develop multilevel storage. The electrical properties and the 
structure of GST were explained. 
Chapter 3 described the principle and the structure of proposed separate-heater PCM. Previous 
device architecture was used with direct-heating of the phase change material. In proposed device, 
indirect-heating was used with the separate-heater near the phase change memory part only in 
crystallization process.  
In chapter 4, simulation on the separate-heater PCM structure was been done. Intermediate 
resistance was likely to be obtained through the simulation work. This enables the possibility to 
achieve multilevel storage for the separate-heater PCM.  
Chapter 5 was focused on the fabrication of the device, which consisted of three important 
processes, wet etching process to expose phase change memory area to outside for sputtering, 
sputtering process of GST, insulator and heater material, and lift-off process to form both phase 
change memory and separate heater simultaneously. The device was first being wet etched for 8 
min. Then, GST/ZnS-SiO2/TiSi3 layers were sputtered using a RF sputtering machine model 
MNS-3000-RF ULVAC. The thicknesses of these layers were 150 nm, 20 nm and 50 nm, 
respectively. The resist was been lift-off from the device surface by cleaning it with PGMEA 
solution for 2 min, using an ultrasonic vibration. In the lift-off process, I improved lift-off process 
by increasing thickness of device isolated insulator to obtain completely prototyped PCM. 
Chapter 6 is the most important part for this work. The SET and RESETexperiments were done 
using the prototyped separate-heater PCM device. A waveform generator (Model 2571, Tabor 
Electronics, Ltd.) was used to apply SET pulse voltage ranging from 0 V to 2 V for 100 ns to the 
heater TiSi3 layer. The phase change device resistance R was read at a low pulse voltage. After 





corresponded to about 10 multilevels as intermediate resistance value. This result agreed with the 
simulation result. After the resistance of the GST layer became constant in SET mode, a RESET 
voltage pulse was applied directly to the GST layer until it reached its initial amorphous state. As 
the results, 3 cycle of SET and RESET switching was obtained. Consequently, it demonstrated that 
my proposed separate-heater PCM device was operated to be stable and was reproducible together 
with multilevel PCM. 











             



































第 7 章では、独立ヒータデバイスを用いてパルス印加実験と SET-RESET 実験を行った。抵
抗変化の結果を得られて、多値記録の可能性が確認でき、スイッチングサイクルは 3 回を
得た。この結果から相変化メモリが安定であることが分かった。 
さらに、多値記録のための素子抵抗制御実験においては、独立ヒータに印加するパルス
電圧を徐々に高くしていくと、抵抗が徐々に減少する特性を得た。この結果より、アモル
ファス相から結晶相に変化し、徐々に相変化層の抵抗値が減少した。このことは、パルス
電圧により、高精度に抵抗値を制御できることが分かった。 
第 8章では、この論文のまとめを述べた。 
 
 
 
 
 
 
 
 
